Interested In VHDL Training? Click Here

0 votes
in VHDL by (240 points)

What is a fifo and how do I make a fifo in VHDL?

3 Answers

0 votes
by (1.8k points)

VHDL FIFO

Purpose

FIFO stands for first in, first out and is a great way to implement a buffer in VHDL. There are two types of FIFO's:

1. Synchronous - common clock on input and output
2. Asynchronous - different clocks on the input and output

A great use of a synchronous FIFO is as buffer storage. For example, video line buffers, interface message buffers, etc. Any place where you find a limit on getting data across an interface you'll probably need a buffer and a FIFO will usually do the trick.

A great use of an asynchronous FIFO is proper clock domain crossing for data. By allowing one clock on the input side and a different clock on the output side, it offers a great way to transfer data across the clock domain boundary without having metastability issues. It can act as buffer storage too at the same time.

FIFOs can also be used to change data widths from one side to another.

Implementation

Believe it or not, FIFO's can get a bit complicated to implement. In theory, they are pretty simple, but you need to be able to handle a lot of low level synchronization. There is usually some logic wrapped around some memory primitives (like BRAM).

It's recommended that you use the FPGA manufacturer's IP generator to create core files that you can instantiate in your design. With a few simple mouse clicks, those generators will get you a reliable core design that handles all of the low level issues for you.

For example, both Xilinx and Altera offer some great options in their FIFO generators. It can also generate the files that you need to simulate your design as well, making things go quickly and smoothly for the implementation.

Both of these tools have great documentation on how to use the IP generator and what the different options do. So go grab a copy of the documentation for the specific IP generator you have available and spend a little time reading up on the FIFO sections. Everything that you need to know is usually laid out in those guides for you.

Best Practices

1. FIFOs are very handy and common.

2. Use the FPGA manufacturer's FIFO generator to create core files that you can instantiate in your design. Don't waste time trying to roll your own FIFO from scratch.

3. Pay attention to clock domain crossings and use an asynchronous FIFO for data on clock crossings to avoid metastability problems.

4. Use the IP generated files for your simulation to make sure that you are interacting with the FIFO correctly in your design.
0 votes
by (500 points)

A FIFO is a logic circuit that allows storing data and managing the write and read operations in a First In First Out queue.

It can be described either with pure HDL using inference of the FIFO's memory and write / read pointers or by instantiation of a vendor IP FIFO core.

A FIFO can be either synchronous ( same clock for write and read sides ) or asynchronous ( different clocks for write and read sides ).

0 votes
by (500 points)

FIFO is the method of a data buffer organization - First In, First Out. A buffer organized as a queue where the first entry (data) is processed (i.e. outputs) first. Depending of an application FIFO may be implemented as a shift register (for example when FIFOs depth is small) or using a memory.

There a two main types of FIFO: synchronous and asynchronous. The first one is when FIFO is written and read using the same clock. The second one - with different clocks for write and read. The synchronous FIFO is simpler to code in HDL.

Want to improve your VHDL skills?

Click Here - Sign Up For VHDL Training

© 2022 by Hardware Coder. User contributions are licensed under cc by-sa 4.0 with attribution required. Attribution means a link to the question, answer, user, etc on this site.

This site is owned and operated by Hardware Coder in McKinney, Texas.

Send Us A Message
About Us

By using this site, you agree to the following:

Privacy Policy
Terms and Conditions
DMCA Policy
Earnings Disclaimer
Legal Disclaimer

...