0 votes
in Verilog by (240 points)

What is a Verilog case statement and how do I code it?

2 Answers

0 votes
by (260 points)

Example :

wire [2:0] selector ;
wire mux_out , input_0 , input_1 , input_2 , input_3 , input_4 , input_5 , input_6 , input_7 ;

// A case statement must be only in an "always" or "initial" block

always @ *
begin

case ( selector )

3'b000 :
mux_out = input_0 ;

3'b001 :
mux_out = input_1 ;

3'b010 :
mux_out = input_2 ;

3'b011 :
mux_out = input_3 ;

3'b100 :
mux_out = input_4 ;

3'b101 :
mux_out = input_5 ;

3'b110 :
mux_out = input_6 ;

3'b111 :
mux_out = input_7 ;

endcase

end
0 votes
by (300 points)

From the Verilog standard:

The case statement is a multiway decision statement that tests whether an expression matches one of a number of other expressions and branches accordingly.

Syntax:
case_statement ::=
case ( expression )
case_item { case_item } endcase
| casez ( expression )
case_item { case_item } endcase
| casex ( expression )
case_item { case_item } endcase
case_item ::=
expression { , expression } : statement_or_null
| default [ : ] statement_or_null

The main use is to decode something: FSM states, address decoding, data decoding, demultiplexer, instruction decoding and so on.

Examples:

  case (separation_i[3:0])
4'd0: filtered <= 12'd0;
4'd1: filtered <= {11'd0, table_out[13:13]};
4'd2: filtered <= {10'd0, table_out[13:12]};
4'd3: filtered <= {9'd0, table_out[13:11]};
default: filtered <= table_out[13:2];
endcase

case (address_0)
0: result_0 <= data_0[0+:4];
1: result_0 <= data_0[4+:4];
2: result_0 <= data_0[8+:4];
3: result_0 <= data_0[12+:4];
4: result_0 <= data_0[16+:4];
5: result_0 <= data_0[20+:4];
6: result_0 <= data_0[24+:4];
7: result_0 <= data_0[28+:4];
default: result_0 <= 0;
endcase
Hardware Coder Community

© 2022 by Hardware Coder. User contributions are licensed under cc by-sa 4.0 with attribution required. Attribution means a link to the question, answer, user, etc on this site.

This site is owned and operated by Hardware Coder in McKinney, Texas.

Send Us A Message
About Us

By using this site, you agree to the following:

Privacy Policy
Terms and Conditions
DMCA Policy
Earnings Disclaimer
Legal Disclaimer

...