Verilog AMS?

Question

What is Verilog AMS?

Answer 1

Verilog-AMS HDL is the language extension derivatived from IEEE Std 1364-2005 Verilog to define behavioral analog and mixed-signal systems. It consists of the complete IEEE Std 1364-2005 Verilog HDL specification, an analog equivalent for describing analog systems, and extensions for specifying the full Verilog-AMS HDL.

Verilog-AMS HDL lets designers of analog and mixed-signal systems and integrated circuits create and use modules which encapsulate high-level behavioral descriptions as well as structural descriptions of systems and components.

Answer 2

This is based on Verilog HDL with the addition of Analogue and Mixed-Signal extensions. Continuous-time simulator replaces the event-based simulator loops. This language is designed for industry and is suitable for mixed-signal circuits where both analogue and digital signals are used. The need for Verilog AMS arose because of the limitation of Verilog and that it only deals with digital signals. Many industrial applications require both analogue and digital signal ICs and thus Verilog AMS comes in handy there.